Skip to content
View UmerShahidengr's full-sized avatar
  • 10xEngineers ; UET Lahore
  • Lahore
  • 08:48 (UTC +05:00)

Block or report UmerShahidengr

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FP_Division FP_Division Public

    SystemVerilog based IEEE-754 Floating Point Division Algorithm which is direct translation of the C source file, part of the SoftFloat IEEE Floating-Point Arithmetic Package, Release 3d, by John R.…

    SystemVerilog 1

  2. FPU_Division FPU_Division Public

    SystemVerilog based IEEE-754 Floating Point Division Algorithm. It is synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3.

    SystemVerilog 1

  3. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    SystemVerilog 1 1

  4. Rapid-Embedded-Education-Kit Rapid-Embedded-Education-Kit Public

    Forked from arm-university/Rapid-Embedded-Education-Kit

    Rapid Embedded System Education kit

    HTML

  5. Introduction-to-SoC-Design-Education-Kit Introduction-to-SoC-Design-Education-Kit Public

    Forked from arm-university/Introduction-to-SoC-Design-Education-Kit

    Introduction to SoC Design Education Kit

    HTML

  6. riscv-isa-sim riscv-isa-sim Public

    Forked from riscv-software-src/riscv-isa-sim

    Spike, a RISC-V ISA Simulator

    C