-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy patharm64-asm.h
166 lines (142 loc) · 3.41 KB
/
arm64-asm.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
/*
* @APPLE_LICENSE_HEADER_START@
*
* Copyright (c) 2018 Apple Inc. All Rights Reserved.
*
* This file contains Original Code and/or Modifications of Original Code
* as defined in and that are subject to the Apple Public Source License
* Version 2.0 (the 'License'). You may not use this file except in
* compliance with the License. Please obtain a copy of the License at
* http://www.opensource.apple.com/apsl/ and read it before using this
* file.
*
* The Original Code and all software distributed under the License are
* distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
* EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
* INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.
* Please see the License for the specific language governing rights and
* limitations under the License.
*
* @APPLE_LICENSE_HEADER_END@
*/
/********************************************************************
*
* arm64-asm.h - asm tools for arm64/arm64_32 and ROP/JOP
*
********************************************************************/
#if __arm64__
#if __LP64__
// true arm64
#define SUPPORT_TAGGED_POINTERS 1
#define PTR .quad
#define PTRSIZE 8
#define PTRSHIFT 3 // 1<<PTRSHIFT == PTRSIZE
// "p" registers are pointer-sized
#define UXTP UXTX
#define p0 x0
#define p1 x1
#define p2 x2
#define p3 x3
#define p4 x4
#define p5 x5
#define p6 x6
#define p7 x7
#define p8 x8
#define p9 x9
#define p10 x10
#define p11 x11
#define p12 x12
#define p13 x13
#define p14 x14
#define p15 x15
#define p16 x16
#define p17 x17
// true arm64
#else
// arm64_32
#define SUPPORT_TAGGED_POINTERS 0
#define PTR .long
#define PTRSIZE 4
#define PTRSHIFT 2 // 1<<PTRSHIFT == PTRSIZE
// "p" registers are pointer-sized
#define UXTP UXTW
#define p0 w0
#define p1 w1
#define p2 w2
#define p3 w3
#define p4 w4
#define p5 w5
#define p6 w6
#define p7 w7
#define p8 w8
#define p9 w9
#define p10 w10
#define p11 w11
#define p12 w12
#define p13 w13
#define p14 w14
#define p15 w15
#define p16 w16
#define p17 w17
// arm64_32
#endif
#if __has_feature(ptrauth_returns)
// ROP
# define SignLR pacibsp
# define AuthenticateLR autibsp
#else
// not ROP
# define SignLR
# define AuthenticateLR
#endif
#if __has_feature(ptrauth_calls)
// JOP
.macro TailCallFunctionPointer
// $0 = function pointer value
braaz $0
.endmacro
.macro TailCallCachedImp
// $0 = cached imp, $1 = address of cached imp
brab $0, $1
.endmacro
.macro TailCallMethodListImp
// $0 = method list imp, $1 = address of method list imp
braa $0, $1
.endmacro
.macro TailCallBlockInvoke
// $0 = invoke function, $1 = address of invoke function
braa $0, $1
.endmacro
.macro AuthAndResignAsIMP
// $0 = cached imp, $1 = address of cached imp
autib $0, $1 // authenticate cached imp
paciza $0 // resign cached imp as IMP
.endmacro
// JOP
#else
// not JOP
.macro TailCallFunctionPointer
// $0 = function pointer value
br $0
.endmacro
.macro TailCallCachedImp
// $0 = cached imp, $1 = address of cached imp
br $0
.endmacro
.macro TailCallMethodListImp
// $0 = method list imp, $1 = address of method list imp
br $0
.endmacro
.macro TailCallBlockInvoke
// $0 = invoke function, $1 = address of invoke function
br $0
.endmacro
.macro AuthAndResignAsIMP
// empty
.endmacro
// not JOP
#endif
#define TailCallBlockInvoke TailCallMethodListImp
// __arm64__
#endif